

## CLAIMS

What is claimed is:

- 1 1. A content addressable memory (CAM) device comprising:  
2 a CAM array;  
3 a first counter circuit coupled to the CAM array, the first counter circuit being adapted to  
4 store an address value and to incrementally adjust the address value in response to a  
5 first control signal and to reset the address value to a start address in response to a  
6 second control signal;  
7 a second counter circuit to store a limit value and to incrementally adjust the limit value in  
8 response to the second control signal; and  
9 a compare circuit coupled to receive the address value from the first counter circuit and the  
10 limit value from the second counter circuit, the compare circuit being adapted to  
11 assert the second control signal if the address value and the limit value have a  
12 predetermined relationship.
- 1 2. The CAM device of claim 1 wherein the compare circuit is adapted to compare the address  
2 value to the limit value and to assert the second control signal if the address value and the  
3 limit value are equal.
- 1 3. The CAM device of claim 1 wherein the second counter is adapted to incrementally adjust  
2 the limit value in response to the second control signal after the second control signal has  
3 been delayed for a first delay time.
- 1 4. The CAM device of claim 1 wherein the first counter is adapted to incrementally adjust the

2 address value by increasing the address value by a predetermined amount.

1 5. The CAM device of claim 4 wherein the predetermined amount is one.

1 6. The CAM device of claim 1 wherein the first counter is adapted to incrementally adjust the  
2 address value by decreasing the address value by a predetermined amount.

1 7. The CAM device of claim 1 wherein the start address corresponds to a highest priority  
2 storage location in the CAM array.

8. The CAM device of claim 1 wherein the start address is a lowest address that corresponds  
to a storage location within the CAM array.

9. The CAM device of claim 1 wherein the start address is a highest address that corresponds  
to a storage location within the CAM array.

10. The CAM device of claim 1 further comprising a programmable storage element to store  
2 the start address.

1 11. The CAM device of claim 1 wherein the second counter circuit is responsive to a third  
2 signal to reset the limit value to an initial limit value.

1 12. The CAM device of claim 11 wherein the initial limit value is an address value that  
2 corresponds to a highest priority storage location within the CAM array.

1 13. The CAM device of claim 11 wherein the initial limit value is a lowest address that  
2 corresponds to a storage location within the CAM array.

1 14. The CAM device of claim 11 wherein the initial limit value is a highest address that  
2 corresponds to a storage location within the CAM array.

1 15. The CAM device of claim 11 further comprising a storage element to store the initial limit  
2 value.

1 16. The CAM device of claim 15 wherein the storage element is programmable to store the  
2 initial limit value during operation of the CAM device.

1 17. The CAM device of claim 1 wherein the second counter circuit is adapted to incrementally  
2 adjust the limit value by increasing the limit value by a predetermined amount.

1 18. The CAM device of claim 1 wherein the second counter is adapted to incrementally adjust  
2 the limit value by decreasing the limit value by a predetermined amount.

1 19. The CAM device of claim 1 further comprising a third counter circuit to store a block  
2 select value, the third counter being adapted to incrementally adjust the block select value  
3 in response to a third control signal and to assert the first control signal when the block  
4 select value reaches a predetermined value.

1 20. The CAM device of claim 1 wherein the first counter circuit is adapted to detect when the  
2 limit value has reached a predetermined limit value and, in response, to generate a third  
3 control signal, the CAM device further comprising a third counter circuit to store a block  
4 select value, the third counter circuit being adapted to incrementally adjust the block select  
5 value in response to the third control signal.

1 21. The CAM device of claim 20 wherein the third counter circuit is further adapted to reset  
2 the block select value to an initial block select value in response to a fourth control signal,  
3 and the CAM device further comprising:  
4 a fourth counter circuit to store a block select limit and to incrementally adjust the block  
5 select limit in response to the fourth control signal; and  
6 a block select compare circuit coupled to receive the block select value from the third  
7 counter circuit and the block select limit from the fourth counter circuit, the block  
8 select compare circuit being adapted to assert the fourth control signal if the block  
select value and the block select limit have a predetermined relationship.

100002713-110101  
9 22. The CAM device of claim 1 wherein:  
10 the CAM array includes a plurality of rows of CAM cells and a plurality of word lines  
11 coupled respectively to the plurality of rows of CAM cells; and wherein the CAM  
device further comprises:  
an address decoder coupled to the plurality of word lines and coupled to receive the address  
value from the first counter circuit, the address decoder being adapted to activate one  
of the plurality of word lines according to the address value such that a data word  
within the row of CAM cells coupled to the one of the plurality of word lines is  
output from the CAM array; and  
an error detector coupled to receive the data word from the CAM array and having circuitry  
to determine whether the data word contains an error.

1 23. A method of operation within a content addressable memory (CAM) device, the method  
2 comprising:

3 accessing data stored at a first address value in a CAM array;  
4 comparing the first address value with a second address value to determine if the first  
5 address value and the second address value have a predetermined relationship; and  
6 incrementally adjusting the second address value if the first address value and the second  
7 address value have the predetermined relationship.

1 24. The method of claim 23 further comprising resetting the first address value to a start  
2 address if the first address value and the second address value have the predetermined  
3 relationship.

25. The method of claim 24 wherein resetting the first address value to a start address  
comprises resetting the first address value to a start address that corresponds to a highest  
priority storage location in the CAM array.

26. The method of claim 24 wherein resetting the first address value to a start address  
comprises resetting the first address value to a lowest address that corresponds to a storage  
location within the CAM array.

1 27. The method of claim 24 wherein resetting the first address value to a start address  
2 comprises resetting the first address value to a highest address that corresponds to a storage  
3 location within the CAM array.

1 28. The method of claim 23 further comprising incrementally adjusting the first address value  
2 if the first address value and the second address value do not have the predetermined  
3 relationship.

- 1 29. The method of claim 28 wherein incrementally adjusting the first address value comprises  
2 increasing the first address value by a predetermined amount.
- 1 30. The method of claim 28 wherein incrementally adjusting the first address value comprises  
2 decreasing the first address value by a predetermined amount.
- 1 31. The method of claim 23 wherein comparing the first address value with the second address  
2 value to determine if the first address value and the second address value have a  
3 predetermined relationship comprises determining if the first address value and the second  
address value are equal.
- 1 32. The method of claim 23 wherein comparing the first address value with the second address  
2 value to determine if the first address value and second address value have a predetermined  
relationship comprises determining if the first address value is greater than the second  
address value.
- 1 33. The method of claim 23 wherein incrementally adjusting the second address value  
2 comprises increasing the second address value by a predetermined amount.
- 1 34. The method of claim 23 wherein incrementally adjusting the second address value  
2 comprises decreasing the second address value by a predetermined amount.
- 1 35. The method of claim 23 further comprising:  
2 receiving a reset signal; and  
3 resetting the second address value to an initial value.



2 address value if the first address value and the second address value do not have the  
3 predetermined relationship.

1 42. The CAM device of claim 41 wherein the means for incrementally adjusting the first  
2 address value comprises means for increasing the first address value by a predetermined  
3 amount.

1 43. The CAM device of claim 41 wherein the means for incrementally adjusting the first  
2 address value comprises means for decreasing the first address value by a predetermined  
amount.

44. A content addressable memory (CAM) device comprising:  
a CAM array having a plurality of rows of CAM cells;  
a first counter to store an address for one of the rows of CAM cells;  
a second counter circuit to store a limit value;  
a compare circuit coupled to the first and second counters to compare the address with the  
limit value; and  
an address decoder coupled to the first counter and the CAM array to select one of the rows  
of CAM cells corresponding to the address.

1 45. The CAM device of claim 44 further comprising an error detector coupled to the CAM  
2 array to receive a data word from the selected one the rows of CAM cells and to detect  
3 whether there is an error in the data word.

1 46. The CAM device of claim 44 wherein the CAM array comprises a plurality of CAM array  
2 blocks, and wherein the CAM device further comprises a third counter coupled to the first



3 counter, the third counter to store a block select value to select one of the CAM array  
4 blocks.

1 47. The CAM device of claim 46 wherein the third counter is coupled to receive the address  
2 from the first counter.

1 48. The CAM device of claim 46 wherein the first counter is coupled to receive the block  
2 select value from the third counter.

49. The CAM device of claim 1 further comprising:  
a fourth counter to store a block select limit; and  
a second compare circuit coupled to the third and fourth counters to compare the block  
select value and the block select limit.

50. A content addressable memory (CAM) device comprising:  
a CAM array having a plurality of rows of CAM cells; and  
address circuitry coupled to the plurality of rows of CAM cells and adapted to access the  
rows in a biased sequence order.

1 51. The CAM device of claim 50 further comprising an error detector coupled to the CAM  
2 array to receive data from the accessed rows and detect whether there is an error in the  
3 data.

1 52. The CAM device of claim 50 wherein the address circuitry comprises:  
2 a first counter;  
3 a second counter;

4 a compare circuit coupled to outputs of the first and second counters; and  
5 an address decoder coupled to the first counter and the rows of CAM cells.

1 53. The CAM device of claim 50 wherein the CAM array includes a plurality of CAM array  
2 blocks each including a plurality of rows of CAM cells that is a subset of the plurality of  
3 rows of CAM cells in the CAM array, and wherein the address circuitry is adapted to  
4 access the rows included within each of the CAM array blocks in a biased sequence order.

1 54. The CAM device of claim 53 wherein the address circuitry is further adapted to access the  
blocks in a linear sequence order.

2 55. The CAM device of claim 53 wherein the address circuitry is further adapted to access the  
blocks in a biased sequence order.

3 56. The CAM device of claim 53 wherein the address circuitry comprises:  
4 a first counter;  
5 a second counter;  
6 a first compare circuit coupled to outputs of the first and second counters;  
an address decoder coupled to the first counter and the rows of the CAM array blocks; and  
a third counter coupled to the first counter.

1 57. The CAM device of claim 56 further comprises:  
2 a fourth counter; and  
3 a second compare circuit coupled to outputs of the third and fourth counters.

1 58. A method of operation within a content addressable memory (CAM) device, the method

comprising:

accessing rows of CAM cells in a CAM array in a biased sequence order; and

detecting whether data stored in each accessed row contains an error.

59. The method of claim 58 wherein the CAM array includes a plurality of CAM array blocks, and the method further comprises accessing rows of CAM cells in a first one of the CAM array blocks in a biased sequence order.

60. The method of claim 59 further comprising selecting the CAM array blocks in a linear sequence order.

61. The method of claim 59 further comprising selecting the CAM array blocks in a biased sequence order.